Benchmark

non-incremental/NIA/20190429-UltimateAutomizerSvcomp2019/verisec_sendmail__tTflag_arr_one_loop_false-unreach-call_true-termination.i_0.smt2

|
Generated by the tool Ultimate Automizer [1,2] which implements
an automata theoretic approach [3] to software verification.

This SMT script belongs to a set of SMT scripts that was generated by
applying Ultimate Automizer to benchmarks [4] from the SV-COMP 2019 [5,6].
This script might _not_ contain all SMT commands that are used by
Ultimate Automizer. In order to satisfy the restrictions of
the SMT-COMP we have to drop e.g., the commands for getting
values (resp. models), unsatisfiable cores and interpolants.

2019-04-27, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)

[1] https://ultimate.informatik.uni-freiburg.de/automizer/
[2] Matthias Heizmann, Yu-Fang Chen, Daniel Dietsch, Marius Greitschus,
     Jochen Hoenicke, Yong Li, Alexander Nutz, Betim Musa, Christian
     Schilling, Tanja Schindler, Andreas Podelski: Ultimate Automizer
     and the Search for Perfect Interpolants - (Competition Contribution).
     TACAS (2) 2018: 447-451
[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model
     Checking for People Who Love Automata. CAV 2013:36-52
[4] https://github.com/sosy-lab/sv-benchmarks
[5] Dirk Beyer: Automatic Verification of C and Java Programs: SV-COMP 2019.
     TACAS (3) 2019: 133-155
[6] https://sv-comp.sosy-lab.org/2019/
|
Benchmark
Size3219
Compressed Size1277
License Creative Commons Attribution 4.0 International (CC-BY-4.0)
Categoryindustrial
First Occurrence2020-07-06
Generated By
Generated On
Generator
Dolmen OK1
strict Dolmen OK1
check-sat calls1
Query 1
Status sat
Inferred Status sat
Size 3211
Compressed Size1282
Max. Term Depth11
Asserts 2
Declared Functions0
Declared Constants1
Declared Sorts 0
Defined Functions0
Defined Recursive Functions 0
Defined Sorts0
Constants0
Declared Datatypes0

Symbols

not1 or1 and3 =1
exists3 let11 Int8 mod16
+12 *5 <1 <=31

Evaluations

Evaluation Rating Solver Variant Result Wallclock CPU Time
SMT-COMP 2020 0.67 (2/6) CVC4 CVC4-sq-final_default sat ✅ 0.08337 0.08367
SMTInterpol smtinterpol-2.5-679-gacfde87a_default unknown ❌ 0.53414 1.02169
UltimateEliminator UltimateEliminator+MathSAT-5.6.3_s_default unknown ❌ 2.30521 6.85488
Vampire vampire_smt_4.5_vampire_smtcomp unknown ❌ 1200.02000 4657.17000
veriT veriT_default unknown ❌ 0.07006 0.07248
veriT+vite_default unknown ❌ 0.01125 0.01068
Z3 z3-4.8.8_default sat ✅ 0.15058 0.15055
z3-4.8.4-d6df51951f4c-wrapped-sq_default sat ✅ 13.33790 13.33320
SMT-COMP 2022 0.40 (3/5) cvc5 cvc5-default-2022-07-02-b15e116-wrapped_sq sat ✅ 6.02746 6.02581
UltimateEliminator UltimateEliminator+MathSAT-5.6.7-wrapped_default unknown ❌ 1200.03000 1216.90000
Vampire vampire_4.7_smt_fix-wrapped_vampire_smtcomp unknown ❌ 1200.07000 4766.08000
YicesQS yicesQS-2022-07-02-optim-under10_default sat ✅ 0.11844 0.11840
Z3 z3-4.8.17_default sat ✅ 0.64318 0.64188
z3-4.8.11_default sat ✅ 0.76701 0.76674
SMT-COMP 2023 0.57 (3/7) cvc5 cvc5-default-2023-05-16-ea045f305_sq sat ✅ 4.45888 4.45913
iProver iProver-3.8-fix_iprover_SMT unknown ❌ 1200.06000 4751.01000
UltimateEliminator UltimateEliminator+MathSAT-5.6.9_default unknown ❌ 1200.03000 1208.14000
Vampire vampire_4.8_smt_pre_vampire_smtcomp unknown ❌ 1200.11000 4790.14000
YicesQS yicesQS-2022-07-02-optim-under10_default sat ✅ 0.15201 0.15202
Z3 z3-4.8.11_default sat ✅ 3.29979 3.29945
SMT-COMP 2024 0.40 (3/5) Amaya Amaya sat ✅ 2.44707 2.34491
cvc5 cvc5 sat ✅ 0.22807 0.12842
iProver iProver v3.9 unknown ❌ 1201.71919 4773.80675
SMTInterpol SMTInterpol unknown ❌ 0.63845 1.06217
YicesQS YicesQS sat ✅ 0.28408 0.18344
SMT-COMP 2025 0.38 (5/8) Amaya Amaya unsat ✅ 3.54631 3.41761
cvc5 cvc5 sat ✅ 0.30045 0.17995
iProver iProver v3.9.3 unknown ❌ 1201.78501 4784.62420
SMTInterpol SMTInterpol unknown ❌ 0.55815 0.77039
UltimateEliminator UltimateEliminator+MathSAT unknown ❌ 1201.76732 1208.52732
YicesQS YicesQS sat ✅ 0.42396 0.30084
Z3alpha Z3-alpha sat ✅ 0.44603 0.46849
Z3 Z3-alpha-base sat ✅ 0.32911 0.20033