Benchmark

non-incremental/QF_ANIA/20190429-UltimateAutomizerSvcomp2019/rekh_ctm_false-unreach-call.3_true-termination.c_5.smt2

|
Generated by the tool Ultimate Automizer [1,2] which implements
an automata theoretic approach [3] to software verification.

This SMT script belongs to a set of SMT scripts that was generated by
applying Ultimate Automizer to benchmarks [4] from the SV-COMP 2019 [5,6].
This script might _not_ contain all SMT commands that are used by
Ultimate Automizer. In order to satisfy the restrictions of
the SMT-COMP we have to drop e.g., the commands for getting
values (resp. models), unsatisfiable cores and interpolants.

2019-04-27, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)

[1] https://ultimate.informatik.uni-freiburg.de/automizer/
[2] Matthias Heizmann, Yu-Fang Chen, Daniel Dietsch, Marius Greitschus,
     Jochen Hoenicke, Yong Li, Alexander Nutz, Betim Musa, Christian
     Schilling, Tanja Schindler, Andreas Podelski: Ultimate Automizer
     and the Search for Perfect Interpolants - (Competition Contribution).
     TACAS (2) 2018: 447-451
[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model
     Checking for People Who Love Automata. CAV 2013:36-52
[4] https://github.com/sosy-lab/sv-benchmarks
[5] Dirk Beyer: Automatic Verification of C and Java Programs: SV-COMP 2019.
     TACAS (3) 2019: 133-155
[6] https://sv-comp.sosy-lab.org/2019/
|
Benchmark
Size9424
Compressed Size1993
License Creative Commons Attribution 4.0 International (CC-BY-4.0)
Categoryindustrial
First Occurrence2020-07-06
Generated By
Generated On
Generator
Dolmen OK1
strict Dolmen OK1
check-sat calls1
Query 1
Status unknown
Inferred Status sat
Size 9416
Compressed Size1983
Max. Term Depth70
Asserts 2
Declared Functions0
Declared Constants51
Declared Sorts 0
Defined Functions0
Defined Recursive Functions 0
Defined Sorts0
Constants0
Declared Datatypes0

Symbols

not1 and1 =2 let43
mod2 +24 <=1 select48
store44

Evaluations

Evaluation Rating Solver Variant Result Wallclock CPU Time
SMT-COMP 2020 0.50 (2/4) Alt-Ergo Alt-Ergo-SMTComp-2020_default unknown ❌ 0.05330 0.14800
CVC4 CVC4-sq-final_default sat ✅ 4.82339 4.82314
CVC4-2019-06-03-d350fe1-wrapped-sq_default sat ✅ 8.62539 8.62462
MathSAT MathSAT5_default.sh sat ✅ 0.05188 0.05183
Z3 z3-4.8.8_default unknown ❌ 1200.05000 1199.78000
SMT-COMP 2021 0.25 (3/4) CVC4 CVC4-2019-06-03-d350fe1-wrapped-sq_default sat ✅ 7.21777 7.21720
CVC4-sq-final_default sat ✅ 5.07100 5.07083
cvc5 cvc5-fixed_default sat ✅ 7.79554 7.79517
MathSAT mathsat-5.6.6_default sat ✅ 0.04728 0.04724
Z3 z3-4.8.11_default unknown ❌ 1200.07000 1199.79000
SMT-COMP 2022 0.25 (3/4) CVC4 CVC4-sq-final_default sat ✅ 7.80173 7.80172
cvc5 cvc5-default-2022-07-02-b15e116-wrapped_sq sat ✅ 18.64710 37.24580
MathSAT MathSAT-5.6.8_default sat ✅ 0.04800 0.04799
Z3 z3-4.8.17_default unknown ❌ 1200.10000 1199.70000
SMT-COMP 2023 CVC4 CVC4-sq-final_default sat ✅ 11.31080 11.31000
cvc5 cvc5-default-2023-05-16-ea045f305_sq sat ✅ 7.38975 7.38458
SMTInterpol smtinterpol-2.5-1272-g2d6d356c_default sat ✅ 0.46037 0.76205
Yices2 Yices 2 for SMTCOMP 2023_default sat ✅ 0.29626 0.29622
SMT-COMP 2024 cvc5 cvc5 sat ✅ 5.18317 5.08414
SMTInterpol SMTInterpol sat ✅ 0.54654 0.72071
Yices2 Yices2 sat ✅ 0.68384 0.58408
SMT-COMP 2025 cvc5 cvc5 sat ✅ 2.79541 2.66741
SMTInterpol SMTInterpol sat ✅ 0.59635 0.86441
Yices2 Yices2 sat ✅ 0.51513 0.39364