Benchmark

non-incremental/BVFP/20190429-UltimateAutomizerSvcomp2019/float_req_bl_1012a_true-unreach-call.c_21.smt2

|
Generated by the tool Ultimate Automizer [1,2] which implements
an automata theoretic approach [3] to software verification.

This SMT script belongs to a set of SMT scripts that was generated by
applying Ultimate Automizer to benchmarks [4] from the SV-COMP 2019 [5,6].
This script might _not_ contain all SMT commands that are used by
Ultimate Automizer. In order to satisfy the restrictions of
the SMT-COMP we have to drop e.g., the commands for getting
values (resp. models), unsatisfiable cores and interpolants.

2019-04-27, Matthias Heizmann (heizmann@informatik.uni-freiburg.de)

[1] https://ultimate.informatik.uni-freiburg.de/automizer/
[2] Matthias Heizmann, Yu-Fang Chen, Daniel Dietsch, Marius Greitschus,
     Jochen Hoenicke, Yong Li, Alexander Nutz, Betim Musa, Christian
     Schilling, Tanja Schindler, Andreas Podelski: Ultimate Automizer
     and the Search for Perfect Interpolants - (Competition Contribution).
     TACAS (2) 2018: 447-451
[3] Matthias Heizmann, Jochen Hoenicke, Andreas Podelski: Software Model
     Checking for People Who Love Automata. CAV 2013:36-52
[4] https://github.com/sosy-lab/sv-benchmarks
[5] Dirk Beyer: Automatic Verification of C and Java Programs: SV-COMP 2019.
     TACAS (3) 2019: 133-155
[6] https://sv-comp.sosy-lab.org/2019/
|
Benchmark
Size3824
Compressed Size1320
License Creative Commons Attribution 4.0 International (CC-BY-4.0)
Categoryindustrial
First Occurrence2020-07-06
Generated By
Generated On
Generator
Dolmen OK1
strict Dolmen OK1
check-sat calls1
Query 1
Status unknown
Inferred Status None
Size 3816
Compressed Size1318
Max. Term Depth12
Asserts 2
Declared Functions0
Declared Constants5
Declared Sorts 0
Defined Functions0
Defined Recursive Functions 0
Defined Sorts0
Constants0
Declared Datatypes0

Symbols

not5 or3 and6 =13
forall1 exists3 let1 BitVec5
extract18 bvand6 bvadd3 sign_extend5
fp6

Evaluations

Evaluation Rating Solver Variant Result Wallclock CPU Time
SMT-COMP 2020 0.67 (1/3) CVC4 CVC4-sq-final_default unknown ❌ 0.12116 0.12148
UltimateEliminator UltimateEliminator+MathSAT-5.6.3_s_default unknown ❌ 2.44637 3.38854
Z3 z3-4.8.4-d6df51951f4c-wrapped-sq_default sat ✅ 14.54990 14.55000
SMT-COMP 2021 1.00 (0/3) CVC4 CVC4-sq-final_default unknown ❌ 0.11767 0.11801
UltimateEliminator UltimateEliminator+MathSAT-5.6.6_default unknown ❌ 2.97831 5.20640
Z3 z3-4.8.4-d6df51951f4c-wrapped-sq_default unknown ❌ 15.19680 15.19640
SMT-COMP 2022 0.75 (1/4) Bitwuzla Bitwuzla-wrapped_default unknown ❌ 1200.06000 1200.03000
cvc5 cvc5_default unknown ❌ 1200.11000 1199.93000
cvc5-default-2022-07-02-b15e116-wrapped_sq unknown ❌ 1200.09000 1199.91000
UltimateEliminator UltimateEliminator+MathSAT-5.6.7-wrapped_default unknown ❌ 2.82955 4.83625
Z3 z3-4.8.17_default sat ✅ 3.09011 3.09193
SMT-COMP 2023 0.67 (1/3) Bitwuzla Bitwuzla-fixed_default sat ✅ 326.61300 326.57200
cvc5 cvc5-default-2023-05-16-ea045f305_sq unknown ❌ 1200.10000 1199.95000
UltimateEliminator UltimateEliminator+MathSAT-5.6.9_default unknown ❌ 2.80197 4.72063
SMT-COMP 2024 1.00 (0/2) Bitwuzla Bitwuzla unknown ❌ 1201.26095 1201.08779
cvc5 cvc5 unknown ❌ 1201.71326 1200.57556
SMT-COMP 2025 1.00 (0/3) Bitwuzla Bitwuzla unknown ❌ 1201.29499 1200.97055
cvc5 cvc5 unknown ❌ 1201.79199 1201.02612
UltimateEliminator UltimateEliminator+MathSAT unknown ❌ 1.98224 4.18577